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Abstrat: Current supersalar proessors feature 64-bit datapaths to exeute the program
instrutions, regardless of their operands size. Our analysis indiates, however, that most ex-
eutions omprise a large amount (40%) of narrow-width operations; i.e. instrutions whih
exlusively proess narrow-width operands and results. We further notied that these opera-
tions are well distributed aross a program run. In this paper, we exploit these properties to
master the hardware omplexity of supersalar proessors. We propose a width-partitioned
miroarhiteture (WPM) to deouple the treatment of narrow-width operations from that
of the other program instrutions. We split a 4-way issue proessor into two lusters: one
exeuting 64-bit operations, load/store and omplex operations and the other treating the
16-bit operations. We show that revealing the narrow-width operations to the hardware is
suient to keep the workload balaned and the ommuniations minimized between lus-
ters. Using a WPM redues the omplexity of several ritial proessor omponents : register
le and bypass network. A WPM also lowers the omplexity of the interonnetion fabri
sine the 16-bit luster is only able to propagate narrow-width data. We examine simple
ongurations of WPM while disussing their tradeos. We evaluate a speulative heuristi
to steer the narrow-width operations towards lusters. A detailed omplexity analysis shows
using a WPM model saves power and area with a minimal impat on performane.
Key-words: Hardware omplexity, power onsumption, supersalar proessor, width-
partitioned miroarhiteture, register le, narrow-width operations, data-width preditor
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Résumé : Les proesseurs supersalaires atuels implémentent des hemins de données
64-bit pour exéuter les instrutions d'un programme, indépendamment de la taille des
opérandes. Notre analyse indique toutefois que la plupart des exéutions omportent une
fration onsidérable (40%) en opérations tronquées ; -à-d. les instrutions manipulant ex-
lusivement des opérandes et des résultats de petite dimension. Nous avons aussi remarqué
que les opérations tronquées sont bien distribuées au ours d'une exéution. Cette étude
exploite es propriétés pour maîtriser la omplexité des proesseurs supersalaires. Pour e
faire, nous proposons une miroarhiteture lusterisée (WPM) pour déoupler le traitement
des opérations tronquées de elui des autres instrutions du programme. Nous partitionnons
ainsi le proesseur entre deux lusters : un luster 64-bit exéutant les opérations 64-bit,
load/store et omplexes, et un luster 16-bit traitant les opérations 16-bit. Considérant les
propriétés relatives aux opérations tronquées, nous montrons que révéler es dernières au
matériel est susant pour maintenir l'équilibrage des harges et minimiser les ommuni-
ations entre les lusters. Le modèle WPM réduit eaement la omplexité de plusieurs
omposants ritiques du proesseur : hier de registres, réseau de bypass. Ce modèle ré-
duit aussi la omplexité du réseau d'interonnexion ar le luster 16-bit peut uniquement
propager des données 16-bit. Nous examinons diérentes ongurations du WPM en dis-
utant de leurs ompromis. Nous évaluons une heuristique spéulative pour distribuer les
instrutions vers les lusters. Une analyse détaillée de la omplexité indique que le mod-
èle WPM réduit la onsommation et la surfae de siliium ave un impat minimal sur les
performanes.
Mots lés : Complexité matérielle, onsommation életrique, proesseur supersalaire,
miroarhiteture lusterisée, hier de registres, opérations tronquées, préditeur de largeur
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1 Introdution
Inrease in proessor performane is strongly orrelated to exploiting large ILP and sus-
taining fast lok rates. Although proessor designers have been able to keep up with this
performane growth during the past few deades, it now beomes inreasingly hallenging to
do so without overoming several major obstales. Among these, the impat of wire delays
[12℄ is expeted to prevail as devie features beome smaller. Other major fators that pre-
lude yielding higher lok frequenies inlude the physial register le, the bypass network,
the wakeup and the seletion logi [21℄. In addition, as the omplexity of these strutures
inreases dramatially with larger issue widths, the impat on power onsumption and area
also appears to be a serious matter.
Researhers have proposed a large number of solutions to overome the aforementioned
issues. Some studies have onsidered partitioning the hardware resoures into lusters of
omputational units to redue the overall omplexity [21, 9, 1℄. In these studies, the parti-
tioning is ditated by the need to break the omplexity growth fator of the ritial ompo-
nents by reduing their sizes. Hene, the resulting lusters have simpler strutures, thereby
enabling fast lok rates. However, a major bottlenek with this approah is the interonnet
fabri used to ommuniate data between lusters. This interonnet fabri is relatively slow
and dissipates a large amount of power [19℄. It is therefore desirable to minimize the number
of inter-luster ommuniations while also keeping the workload among lusters balaned.
Other studies have onsidered a areful design of the ritial proessor omponents to
redue this omplexity. These studies are mainly direted by empirial analysis made on
runtime data, suh as the seminal observation made by Brooks et al. [4℄ that most applia-
tions only need part of the full datapath-width to exeute. Several optimizations have been
proposed whih exploit this narrow-width operand property of programs to redue power
onsumption [4, 24, 5, 14℄ or to improve performane [8, 17, 25, 18, 20℄. While they do
atually help reduing the omplexity of ertain ritial proessor omponents (e.g. the reg-
ister le), quantifying their impat on the overall miroarhiteture is more diult. This
is beause many of these proposals feature omplex implementations, sometimes requiring
major hanges to the hardware.
This paper proposes to make eient use of the available silion by exploring new pos-
sibilities of partitioning a miroarhiteture based on narrow-width data. Central to our
approah is the observation that the ourrene of narrow-width operations, i.e. instrutions
exlusively omprising narrow-width operands, and the other program instrutions is rela-
tively balaned and highly interleaved aross a omplete program run. We observed this
program property on the MediaBenh and SPEC2000 benhmarks. Beause of the relative
prevalene of these narrow-width operations in programs, about 40% of the instrutions
exhibit this property for the onsidered benhmarks, we suggest to use a width-partitioned
miroarhiteture (WPM) to master the hardware omplexity of supersalar proessors. In
a WPM, we resort to partitioning to deouple the treatment of the narrow-width operations
from that of the other program instrutions. This provides the benet of greatly simplifying
the design of the ritial proessor omponents in eah luster (e.g. the register le) as no
additional hardware is required for managing eah type of instrution; yet, the interleav-
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ing of the two instrution types balanes the workload among the lusters. We also show
that WPM redues the omplexity of the interonnet fabri. In fat, sine lusters with
narrow-width datapath an only ommuniate narrow-width data, the datapath-width of the
interonnet fabri is signiantly redued, yielding orresponding saving of the interonnet
power and area. We present an eient design of WPM, disussing various implementation
hoies inluding steering heuristis to distribute instrutions among the lusters and a de-
tailed analysis of the omplexity fators aeting the performane, power and area. Our
omplexity analysis shows that using a WPM arhiteture instead of a lassial 64-bit 2-
luster miroarhiteture an indeed save power and silion area with only a minimal impat
on the overall performane.
The remainder of this paper is organized as follows. Setion 2 elaborates on the motiva-
tions of this work, providing some intuitive observations about the rationale of our approah.
WPMs are desribed in detailed in Setion 3, while their omplexity analysis is disussed
in Setion 4. The instrutions steering mehanism is presented in Setion 5.2. Results are
presented in Setion 6, while Setion 7 disusses the related work. We onlude in Setion
8.
2 Motivations
In reent works, several authors [4, 18, 24, 8℄ have pointed out the large availability of
narrow-width data within ompute-intensive integer and multimedia programs. To exploit
this program property, various denitions of the operations exeuting with narrow-width
operands have been assumed; depending on their appliation to the arhiteture. Brooks et
al. [4℄ have qualied a narrow-width operation as an instane where both soure operands
an be represented with fewer than 16 bits, whereas Pokam et al. [24℄ onsidered the basi-
blok granularity to dene narrow-width regions in a program. We formulate a dierent
assumption that onsiders a narrow-width operation to be an operation where no operand
exeeds 16 bits, inluding the destination operand.
Charaterizing narrow-width operations We have quantied the number of our-
renes of these narrow-width operations aross the Mediabenh and the SPEC2000 benh-
marks. Our bitwidth analysis is exlusively devoted to operations proessed through the
integer funtional unit, inluding the address alulation. Operations that exeute with
narrow-width operands in the two's omplement form are also onsidered. Figure 1 reports
the lassiation and the distribution of the integer operations using narrow-width operands.
As a onvention, we note N for a narrow-width operand and F for a full-width operand. We
use a 3-letter notation for ategorizing an operation: the two leading letters represent the
width type of the soure operands and the last letter is the width type of the result. For in-
stane, NFN stands for an operation whih proesses a narrow-width an a full-width soure
operands and produes a narrow-width result. For the monadi operations, we onsider that
all of the soure operands feature the same width.
Irisa
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Figure 1: Classiation and distribution of integer operations using narrow-width data.
We observe from Figure 1 that a signiant part of the integer exeution is devoted
to the narrow-width operations (NNN), about 40%. These results orroborate the prior
observations made by Brooks regarding the prevalene of narrow-width data for the integer
operations. This suggests a sheme that deouples the proessing of narrow-width operations
onto dediated narrow operators. This would redue signiantly the omplexity of ertain
proessor omponents lying on the ritial path. In this study, we advoate the use of
deoupling the proessing of narrow-width operations onto dediated narrow-width lusters,
where one or more lusters feature a narrow datapath-width. We refer suh a partitioned
model as a width-partitioned miroarhiteture (WPM). As for a onventional partitioned
arhiteture, a WPM alls for a proper steering mehanism to distribute the narrow-width
operations. It is ruial for both performane and power that the steering heuristis balane
the workload among lusters while minimizing inter-luster ommuniations.
Inter-luster ommuniations Figure 1 also provides an estimate of the average number
of ommuniations that take plae within a WPM. An inter-luster ommuniation in WPM
an be triggered if an operation onsumes a narrow-width value produed in a remote luster
(e.g. NNF, NFN, NFF) or if it produes a narrow-width value that must be propagated to
a remote luster (e.g. NFN, FFN). As shown in Figure 1, this onerns roughly 20% of the
integer operations. For a WPM, this might translate into the worst-ase senario where one
operation out of ve triggers an inter-luster ommuniation. However, this is a maximal
bound sine this is strongly orrelated with the narrow-width operations distribution and the
data dependeny among operations, i.e. not all the narrow-width operations have a data
dependeny with the other larger width program instrutions. Our result setion indeed
shows that the number of inter-luster ommuniations is far below this bound.
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Figure 2: Distane between narrow-width operations and the other program instrutions at
runtime.
Workload balane Another relevant task for the instrutions steering mehanism is to
guarantee a good workload balane among lusters. We have approximated the workload
balane that a WPM might be subjet to as follows. For eah operation, we have olleted
the distane separating a narrow-width operation from the next operation that exeutes
with larger data. Figure 2 displays the mean of the most frequent distanes observed over
all benhmark appliations at runtime. The standard deviation aross appliations is also
reported and reveals the strong orrelation of narrow-width distribution between applia-
tions. Another phenomenon illustrated in Figure 2 is the dominane of short distanes at
runtime. This may be due to the fat that we also inluded address alulations whih
frequently soliit the full datapath-width. This might therefore mean that ourrenes of
narrow-width operations are highly interleaved with the other operations in program exeu-
tion. From a WPM viewpoint, this means that a simple steering heuristi may be able to
ahieve a balaned workload.
3 Width-partitioned Miroarhiteture
Most integer and multimedia appliations exhibit a large fration of narrow-width operations
that are also well distributed aross the exeution. To take advantage of this program
property, we examine a novel partitioned arhiteture that an eiently operate on narrow-
width operations as well as on the other program instrutions, with redued omplexity. We
refer to this novel partitioned organization as width-partitioned miroarhiteture (WPM).
This setion desribes the implementation of suh a 4-way WPM design. One an easily
onsider saling up this design to larger issue-width. To do so will require some modiations
to the inter-luster ommuniation model. This is however beyond the sope of this paper.
Irisa
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Figure 3: Baseline organization Figure 4: WPM organization
3.1 Baseline model
Our baseline model is derived from the Alpha 21264 [13℄. It is a 64-bit, out-of-order, dual-
luster mahine. We assume that the oating-point operations are proessed in a dediated
luster not desribed in this paper. Figure 3 shows the blok diagram of this baseline
organization. As depited in the gure, the proessor front-end (feth, deode and rename)
and the data ahe are shared by all lusters. Similarly to the Alpha 21264 [13℄, we assume
that the issue queues are deoupled from the reorder buer and partitioned among lusters.
The other omponents omprise the funtional units and the register le whih is dupliated
onto eah luster. Both lusters are apable of issuing up to two instrutions per yle.
Every 64-bit ALU an treat omplex instrutions suh as multipliation or shift operations.
We assume that the sheduling of memory operations is restrited to a single luster. In
addition, we onsider that the load/store unit is apable of proessing integer and logi
operations. Sine we examine a dual-luster implementation, a fully-onneted topology
is advoated to irumvent potential resoures ontention and maximize performane. For
supporting this topology, eah register le (RF) opy must feature a number of write ports
equal to the total number of ALUs, i.e. 4-write ports per luster.
One fethed and deoded, instrutions are proeeded by the renaming stage. At this
step, the steering logi is responsible for dispathing the instrutions to the proper luster.
We rely upon an instrution steering heuristi similar to [7℄ whih steers instrutions to the
luster that produes most of its operands if this luster omprises the proper funtional
unit. An instrution an only aess its soure operands from the loal RF. We assume that
inter-luster ommuniations are impliitly done by propagating every results to the loal
and the remote RF. For the produing luster, data are bypassed in the same yle to allow
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Figure 5: Inter-luster ommuniation senario. The sux indiates the width of the
operand.
bak-to-bak exeutions, whereas broadasting data to the other luster takes additional
yles.
3.2 WPM design
The basi WPM design onsidered in this study splits the integer ore into two distint
lusters: (1) a main full-width luster featuring a 64-bit datapath and (2) a narrow-width
luster featuring a 16-bit datapath. As in the baseline model, eah luster is omposed of a
set of funtional units (FUs) and a loal RF. The narrow-width luster features two 16-bit
ALUs and a loal 16-bit RF (alled narrow-width RF). As shown in Setion 4, this organiza-
tion dramatially redues the overall proessor omplexity as there is no need for additional
hardware to keep trak of the dierent datapath-width exeution modes. The narrow-width
RF has four read ports and two write ports to provide support for the exeution of two
operations per yle. The full-width luster, on the other hand, omprises a 64-bit ALU and
one load/store unit apable of exeuting simple arithmeti and logi operations. A 64-bit
loal RF (alled full-width RF) is provided with four read ports and two write ports to sup-
port the exeution of two 64-bit operations per yle. Restriting the load/store unit to the
full-width luster is oherent with our approah sine address alulations generally operate
on the full datapath-width. Figure 4 illustrates this basi WPM organization. Similar to the
baseline model, we do not onsider partitioning the proessor front-end and the data ahe.
We do however need to address with are the ommuniation between the narrow-width
luster and the full-width luster.
3.2.1 Inter-luster ommuniations
The need to ommuniate data between the narrow-width luster and the full-width luster
is ditated by the propagation of data dependeny among the narrow-width operations
and the other program instrutions. Consider for instane the exeution senario depited
Irisa
WPM 9
in Figure 5. Operation IN0 on the narrow-width luster produes a value that is later
needed by operation IF1 exeuting on the full-width luster. The result of this operation
is then onsumed on the narrow-width luster by operation IN2. These edges atually
label the data dependenies between the operations. The number of suh edge is the ut-
size between the set of narrow-width operations and the other program instrutions and is
atually a maximum bound on the total amount of inter-luster ommuniations, e.g. three
ommuniations in the given example.
A rst naive implementation is to make eah FU on eah luster be write-onneted to
the RF of the remote luster. This will add four additional write ports on eah RF: two for
the 64-bit ALU and the load/store unit, and two others for the two 16-bit ALUs. Obviously,
this is detrimental for the performane and the power onsumption onsidering the fat
that potentially 20% of the operations in the full-width luster will be ontributing to the
inter-luster ommuniations (see Figure 1). The 16-bit dupliate RF shown in Figure 4 has
been speially thought to break down this omplexity. This RF provides a opy of the
narrow-width RF and is kept synhronized with it by the funtional units in both lusters.
Narrow-width luster implementation details Regarding the narrow-width luster,
two write ports are provided by the 16-bit dupliate RF to allow the 16-bit ALUs to keep
eah writebak register up to date with their opy in the remote luster. There are two
reasons to maintain the ALUs in the narrow-width luster fully-onneted with the remote
RF opy. First, as shown in Figure 1, the availability of narrow-width operations in programs
is large enough to justify the need of more ommuniation bandwidth between the narrow-
width luster and the full-width luster. Seond, Figure 1 evidenes the fat that among
the operations that may potentially involve a remote ommuniation with the narrow-width
luster, the NFF operations are by far the largest. A NFF operation may onsume its
value from the 16-bit dupliate RF, meaning that the opy must have been kept up to date
by the narrow-width luster.
Full-width luster implementation details In the full-width luster, two read ports
and two write ports are provided by the 16-bit dupliate RF to allow the 64-bit ALU and the
load/store unit to read and to write bak their result. However, only one write port is atu-
ally onneted to the remote RF opy. This latter is motivated by the observation that only a
small fration of the operations exeuting on the full-width luster needs to be synhronized
with their remote opy. In fat, these operations are restrited to the subset of instrutions
that produe a 16-bit result, e.g. IF3 and IF1 in Figure 5. As illustrated in Figure 1 with
FFN and NFN, their representativeness in programs is negligible; there is therefore no
need to provide the full write bandwidth to keep both opies synhronized. Moreover, our
analysis showed that among those instrutions that may involve a remote ommuniation
with the narrow-width luster, a large perentage of these are atually narrow-width loads.
This explains the additional port on the narrow-width RF whih is write-onneted with
the load/store unit in the full-width luster. The broadast to the remote RF opy is done
eah time the load/store unit writes to the 16-bit dupliate RF.
PI n
o
1742
10 Roheouste, Pokam & Sezne
Sine only the load/store unit maintains both RF opies synhronized with eah other, it
is possible that a value being written bak by the 64-bit ALU in the 16-bit dupliate RF
is not available in the narrow-width RF when a dependent narrow-width operation is ready
to issue. In that ase, we assume the hardware automatially inserts a opy instrution to
forward that value to the RF opy [22℄. Note however that this ase is rare sine the only
operations that may potentially ommuniate their result to the remote narrow-width luster
are FFN and NFN. These operations ontribute for less than 3% on our benhmarks (see
Figure 1). It is also important to note that only narrow-width operations an be exeuted
on the narrow-width luster. The other types of operations ontaining a narrow-width data,
i.e. FFN, NNF, NFN and NFF, exeute on the full-width luster and read/write their
narrow-width data from/to the 16-bit dupliate RF. The 16-bit dupliate RF therefore serves
both as a opy of the narrow-width RF and also a loal 16-bit RF sine many values may be
read and written into it without atually modifying their opy. We show indeed in Setion
4 that this atually signiantly redues the omplexity.
3.2.2 Limited inter-luster onnetivity
We also explored a sheme with limited inter-luster onnetivity to further mitigate overall
omplexity. In this new organization, we redue the number of write ports on the 16-bit
dupliate RF from 4 to 2. In the narrow-width luster, we remove the path labelled 2 in
Figure 4, meaning that only one 16-bit ALU is now able to propagate its result to the remote
RF opy. In the full-width luster, we note that there is no need to provide 2 write ports
on the 16-bit dupliate RF as maintaining it synhronized with the opy is done by the
load/store unit. Moreover, our analysis shows that there are only a few operations (NFN
and FFN) exeuting on the main luster that produe narrow-width results. Hene, it
makes sense to remove the path labelled 1 in Figure 4, but operations produing a narrow-
width data will now have to be steered toward the load/store unit. Note however that the
64-bit ALU an still exeute operations with narrow-width data. If the operation produes
a narrow-width result, this result will have to be written bak to the 64-bit RF. Albeit a
more eient use of omputing resoures an be realized by doing so, it should be notied
that we may however miss some optimization opportunities.
We also propose to optimize the number of inter-luster ommuniations as a small
fration of the integer operations exeuting on the full-width luster use and produe narrow-
width data. For this purpose, we advoate using a opy instrution sheme [22℄ to update
the ontent of a 16-bit register only when neessary. This approah an lead to signiant
power savings in the interonnet fabri and register les. Nevertheless, using this approah
may also have a negative impat on the overall performane as the onsuming operations will
be delayed until the opy instrutions write their results bak. To mitigate the performane
degradation, we propose to broadast the value of load operations as done in the basi WPM.
It makes sense to do so as we observed that load operations whih produe narrow-width
data are relatively frequent at runtime. However, a more eient optimization would be
related to the use of a narrow-width usage preditor to predit on whih luster a value will
likely be onsumed. This sheme ould be very eetive in both reduing the number of
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ommuniations and improving performane while also eluding the needs of a opy operation
sheme. Examining this approah is however left for future researh.
4 Complexity Analysis
In this setion, we aim to ompare the implementation omplexity of the baseline partitioned
proessor presented in Setion 3 with the WPM. We onsider two implementations of WPM
for the omparison. The rst one is alled WPM basi. It orresponds to the basi WPM
onguration desribed in Setion 3.2.1. The seond implementation is alled WPM limited.
It redues the number of write ports on the 16-bit dupliate RF of WPM basi to 2 (see
Setion 3.2.2). The omparison will mainly emphasize the omplexity-eetiveness of the
following main proessor strutures: the register le, the bypass network, the wakeup and
selet logi, and the interonnet.
4.1 Register le
The omplexity of the register le is mainly haraterized by three fators: the area, the
aess time and the power onsumption. For the last two points, we based our estimations
on CACTI [28℄, whih we modied appropriately to model a register le
1
. For all the results
presented in this setion, we assume a 0.13µm CMOS proess tehnology for the register
ell implementation.
Silion area For a onventional multi-ported register le featuring Nread ports and Nwrite
ports, a total of Nread bitlines, Nread wordline, 2×Nwrite bitlines along with Nwrite wordline
wires must ross eah memory ell. Equation (1) depits the silion area that is typially
devoted to a physial register featuring Nregs registers omprised of Rwidth bits eah. In the
given equation, ω denotes the width of a wire [29℄.
Nregs ×Rwidth × ω
2
× (Nread +Nwrite)× (Nread + 2×Nwrite)
︸ ︷︷ ︸
cell size
(1)
Equation (1) shows that the area devoted to the register le is the produt of the number
of registers, Nregs, the number of bit per register, Rwidth, and the size of a memory ell.
The area thus inreases linearly with the number of bits and size of the register le, whereas
it grows more than quadratially with inreasing number of read/write ports. In WPM,
the treatment of narrow-width operations is deoupled from that of the other program
instrutions, yielding a dramati redution of Rwidth. This yields a signiant area redution
(about 81%) as shown in Table 1, i.e luster 1 in WPM basi and WPM limited. In the
full-width luster, the number of write ports on the 64-bit register le is halved. The total
area redution of the RFs in the main luster (luster 0 in Table 1) is about 34% for the
basi WPM and 43% for the limited-onnetivity WPM.
1
The tag path has been omitted
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Conventional WPM basi WPM limited
luster 0 1 0 1 0 1
RF 1 1 2 1 2 1
reg. width (in bits) 64 64 64/16 16 64/16 16
nb of registers 80 80 80/80 80 80/80 80
(R,W) ports (4,4) (4,4) (4,2)/(2,4) (4,3) (4,2)/(2,2) (4,3)
RF area (x ω
2
) 491520 491520 245760 + 76800 89600 245760 + 30720 89600
Area redution - - 34% 81% 43% 81%
RF aess time 0.6326 0.6326 0.6000/0.5278 0.5342 0.6000/0.4916 0.5342
Aess time redution - - min(6%,16%) 15% min(6%,22%) 15%
RF nJ/aess 0.5431 0.5431 0.4267/0.1977 0.3500 0.4267/0.1571 0.3500
Energy redution - - 21%/63% 35% 21%/71% 35%
Table 1: Estimate of RF omplexity. Energy onsumption is average energy per read/write
aess.
Aess time The aess time of a register le is mainly dominated by the wire propagation
delay. As the size and the area of the register le inrease, signals propagate along long wires,
resulting into larger propagation delays. Sine WPM redues the width of the narrow-width
register le by almost a fator of four, shorter word-lines are required to propagate signals.
In the narrow-width luster, this translates into signiant aess time redution ompared
with the onventional proessor, about 15% as evidened in Table 1. In the full-width luster,
the register le aess time is dominated by the aess time of the 64-bit register le. Sine
the number of write ports on that register le has been halved, wires length is redued,
resulting into smaller aess time (6% less than the baseline model). Therefore, WPM still
proves to be more omplexity-eetive as ompared to the onventional proessor.
Power onsumption The register le layout as well as the number of ports attahed to
it have a dramati impat on the power onsumption. On eah register le aess, one or
more word-lines go high, while all bit-lines are preharged and sensed in order to determine
the state of the attahed register ells. In WPM, with the bitwidth size redution, only
a small fration of these bit-lines are driven. This yields a signiant energy redution of
the narrow-width RFs, about 35% as shown in Table 1. The wires length inreases with the
number of ports, raising the wire apaitane signiantly. With WPM, the number of write
ports on the 64-bit RF is halved. Hene, the wire apaitane is redued, explaining the
energy savings of the full-width RF (21% to 71%) as shown in Table 1. As a result, WPM
onsumes less energy on a register le aess as ompared with the onventional model sine
the energy per aess is lower in all ases.
4.2 Bypass network
Bypassing allows the result of an operation to be onsumed by another dependent operation
before it gets written to the register le. The omplexity of the bypass network is dominated
by the number of bypass paths and the time required for a value to be propagated along
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eah of these paths. In our basi WPM design, any operation on the full-width luster
an have its input operand oming from one of six soures: the 64-bit ALU, the load/store
unit, the two 16-bit ALUs of the narrow-width lusters, the dupliate 16-bit register le and
the 64-bit register le. As a onsequene, operand muxes with a fan-in of 6 are required
to gate an operand soure to its FU. In the onventional proessor model, a fan-in of 5 is
required instead. Hene, this design slightly inreases the omplexity of the bypass network
at that point. However, we believe the substantial omplexity redution obtained elsewhere
(e.g. register le, interonnet) will likely make up for the slight inrease in area and aess
time due to these muxes. Note however that, with the limited-onnetivity WPM design, the
bypass omplexity of both approahes beome equivalent. In addition, the bypass omplexity
on the narrow-width luster is always redued sine the orresponding fan-in is at most 4.
4.3 Wake-up and selet logi
On a modern supersalar mahine, an operation waits in the issue window for its soure
operands to beome available before being steered to a partiular FU. Assuming a dyadi
instrution with up to n distint produers that may produe a value for eah one of its soure
operands, a total of 2 ∗n omparators must be implemented in the wakeup logi to trak all
these possible wakeup points. With our baseline WPM design, 4 possible wakeup soures
must be monitored on the full-width luster, ompared to 3 on the narrow-width luster.
With the onventional proessor, the number of distint wakeup points is 4. These designs
are therefore equivalent with a slight advantage to our approah regarding narrow-width
operations. Note however that with the limited-onnetivity WPM design, the number of
wakeup soures on the full-width luster drops from 4 to 3.
4.4 Interonnet fabri
The impat of the interonnet on the area, power and delay is expeted to grow as the
devie features beome smaller. This trend intensies on partitioned miroarhitetures as
long interonnet wires are required to onnet distant lusters. Reent researh in this line
reveal that up to 50% of the total dynami power onsumption is due to the interonnets
[19℄, while a signiant performane degradation an be attributed to interonnetion delays
as devie features get smaller [27, 12℄. In this setion, we show how WPMs an help to takle
these issues.
Interonnet area Figure 6 illustrates the physial layout of a wire. The physial design
of wires imposes a minimum spaing between them to mitigate the performane degradations
due to sidewall apaitane between parallel adjaent wires. The area oupied by wires is
proportional to the number of wires, the width of a wire and its length [27℄. In the onven-
tional model, the data transfer between lusters involves sending 64-bit of data. Hene, eah
inter-luster onnetion requires 64 wires. Using WPM, the number of interonnet wires is
redued by four.
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Figure 6: Wire layout
Interonnet power The power dissipated by wires [12℄ is generally expressed as P =
a ∗ f ∗ Nwire ∗ C ∗ V
2
. In the given equation, a represents the ativity fator on the wire,
f is the wire swithing frequeny, Nwire models the number of wires, C is the wire apa-
itane, while V is the voltage swing. Sine WPM redues the value of Nwire by four, the
ativity fator a and the swithing frequeny f get also redued as fewer wires implies a
high likelihood of having smaller values of the eetive swithing frequeny a ∗ f . As a on-
sequene, ompared to a onventional lustered arhiteture, WPM provides the potential
of signiantly reduing the interonnet power onsumption.
Opportunity for redued delays So far, we have assumed working with homogeneous
interonnet wires, i.e. the physial harateristis of the wire shown in Figure 6 were kept
the same throughout this study. However, it is possible to vary these physial harater-
istis to redue the interonnet delay or power onsumption. The main idea is to take
advantage of the area redution obtained with WPMs (see paragraph above) to design wires
with appropriate harateristis that may aelerate the data ommuniation time between
narrow-width and full-width lusters.
Rwire =
ρ
(Height− barrier)(width− 2 ∗ barrier)
(2)
Cwire = ǫ0(2Kǫhoriz
Height
Spacing
+ 2ǫvert
Width
lspacing
)
+ fringe(ǫhoriz, ǫvert) (3)
To see how this may be ahieved, onsider a wire with resistane Rwire and apaitane
Cwire, shown in Equation (2) and Equation (3), respetively [12℄. In the above equations, ρ
is the material resistivity, H andW represent the height and the width of the wire, b models
the thin barrier that prevents opper from diusing into surrounding oxide, the various ǫ
represent the dierent dieletri onstants for vertial and horizontal apaitors, K aounts
for the Miller-eet, while lspacing is the spaing between adjaent metal layers. The delay,
D, at whih data are transfered along wires is proportional to Rwire × Cwire.
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To improve the delay, D, it is suient to inrease the wire width and spaing in Rwire
and Cwire, respetively. This results into a signiant redution of the delay, but at the ost
of inrease area overhead. Our design suits well suh a purpose sine, usually, interonnet
wires of less than 20 bits are onsidered for this type of implementation [2℄. In suh ases, the
resulting area oupany is somewhat equivalent to that of the onventional arhiteture with
64-bit wires optimized for bandwidth, i.e. wires with small width and spaing. In addition,
sine the spaing is inreased in Cwire, the apaitane itself gets redued, resulting in
a signiant redution of the wire power onsumption. It has reently been shown that
this tehnique an be inorporated into modern proessors with only marginal inrease in
omplexity [2℄. The authors reported a 70% redution of the delay and 16% redution of the
dynami power onsumption when ompared with a wire that is optimized for bandwidth
as in the onventional proessor ase. Considering the potential redutions of the delay and
power onsumption we just elaborated, we believe that WPMs provide a strong motivation
for the deployment of suh heterogeneous interonnets.
5 Instrution Steering Mehanism
Various steering shemes [3, 7, 9, 21, 1℄ have been onsidered in the literature for alloating
instrutions to lusters. Most of these shemes relied upon heuristis that strive to minimize
ommuniations and workload imbalane. In our study, we showed that both the amount
of ommuniation and the load balaning among lusters are very tight to the availability
and the distribution of narrow-width operations in programs (see Setion 2). Hene, the
main hallenge with WPM is to reveal all the narrow-width instrutions. Several studies
[18, 24℄ have pointed out the strong preditability of data width. These studies show that
simple shemes are apable of ahieving high data-width overage, about 95%. This setion
onsiders a simple data-width preditor sheme to unover narrow-width operations. We
show how this preditor an be integrated into the steering mehanism to speulatively
steer instrutions to the proper luster. Finally, sine a wrong data-width predition lead
to an erroneous exeution, we show how a replay mehanism orrets this at runtime.
5.1 Data-width preditor
The data-width preditor is used to identify the program instrutions that produe a narrow-
width result. The bitwidth of memory operations is also predited. To keep trak of previous
data-width preditions, we maintain an array of 3-bit saturating ounters indexed by the
instrution address. Sine we use the instrution address to index the array, the table lookup
an be performed as soon as the instrution address is known and will therefore not lie on
the ritial path. An operation is predited to be narrow-width whenever the ounter is
saturated. Otherwise, it is onsidered to be a full-width. In our study, we disriminate
between two types of data-width mispreditions. A onservative mispredition takes plae
whenever a data-width larger than the eetive data-width is predited. A onservative
does not aet the exeution and reets the number of optimization opportunities that
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Figure 7: 3-bit bimodal data-width mispredition rates. Eah bar orresponds to 4K, 8K,
and 16K entries.
we might miss. An eetive mispredition ours whenever a data-width is predited with
a narrower size than the eetive data-width. In this latter ase, it is neessary to resort
to the reovery mehanism desribed in setion 5.3. The saturating ounter is updated as
follows: it is inremented upon enountering a narrow-width operation and reset to zero
upon enountering a full-width operation. The rationale behind doing so is to inrease the
auray of narrow-width operations preditions at the ost of missing some optimization
opportunities. Note that adding more hysteresis bits an further redue the number of
eetive mispreditions.
Figure 7 illustrates the mispredition rates of this data-width preditor. Table sizes rang-
ing from 4K to 16K have been onsidered. The results disriminate between onservative
mispreditions and eetive mispreditions. In average, around 2.5% of onservative mispre-
ditions and around 0.1% of eetive mispreditions are enountered for a preditor table
featuring only 4K entries. Note that a few benhmarks (g, vortex) enounter a signiant
onservative mispredition rate, but still exhibit a low eetive mispredition rate (< 0.5%).
We observed that these benhmarks might benet from inreasing the preditor table size.
5.2 Speulative instrution steering
Our steering mehanism assigns lusters to instrutions being renamed aording to the
loation of the soure operands along with the deision of the data-width preditor. This
simple heuristi onsiderably simplies the steering logi. It is possible to onsider more
ompliated heuristis based upon dependeny hain information among operations so that
performane is maximized. Using suh approah, however, would likely plae the steering
logi in the ritial path as more logi will be needed. Note that as there exists only one
load/store unit, memory operations are sheduled on the main luster. We assume that the
Irisa
WPM 17
renaming proess is aware of the register le aliation to lusters, this an be done through
an expliit numbering of the physial register addresses, e.g. odd/even numbering.
The steering of instrutions to lusters proeeds as follows. Let us onsider I, the instru-
tion to be steered. Depending upon the physial loation of I's soure operands, two ases
may our:
• All the soure operands of I reside in the narrow-width RF (16-bit). In this ase, if the
data-width preditor outome indiates a 16-bit data-width, I has to be dispathed to
the narrow-width luster. Otherwise, I will be assigned to the full-width luster.
• Any soure operands of I reside in the full-width RF (64-bit). In this ase, we make the
onservative deision to dispath I to the main (full-width) luster. If the data-width
preditor outome indiates a 16-bit data-width, I will produe its operand on the
16-bit dupliate RF. Otherwise, the result of I will have to be written bak onto the
64-bit RF.
5.3 Reovery mehanism
In our study, we assume that a mispredition is deteted at the exeution stage by a zero
detetion logi whih is available in many urrent implementations [4℄. Whenever an eetive
mispredition ours, a replay trap must be triggered by the hardware. In this ase, the
pipeline in eah luster must be ushed to prevent from any potential resoure deadloks.
Predition tables are updated and instrutions are then reassigned aordingly. In our
ontext, using the reovery mehanism is similar in ost to a branh mispredition reovery.
Furthermore, both strutures involve the same operations. Hene, the logi required for
the reovery mehanism an be shared with the data-width preditor so that the hardware
omplexity is made negligible.
6 WPM Evaluation
In the previous setions, we argued that WPM redues the omplexity of a onventional
lustered proessor. In this setion, we present an evaluation of WPM, showing how it
ompares with the baseline model.
6.1 Simulation methodology
For our experiments, we used a modied version of the MASE miroarhitetural simula-
tor whih is based on SimpleSalar [16℄. In partiular, MASE was modied to model the
lustering of integer FUs and the dupliation of integer RFs. The modiations take into
aount the ontentions on the luster interonnet, the issue queues, the physial register
les and the register renaming. We also model the bimodal data-width preditor along with
the data-width reovery mehanism. Our baseline miroarhiteture is derived after the
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Parameter Conguration
Feth queue 16
Branh preditor bimodal
Data-width preditor 4k 3-bit bimodal
Feth width 4
Issue width 2 per luster
Deode width 4
Retire width 4
Issue queue 16 per luster
FUs (64-bit) ALU + LD/ST
FUs (16-bit) 2 ALUs
Register le 80
ROB 64
LSQ 16
homog. interonnet delay 2 yles
heter. interonnet delay 1 yle
64-bit interonnet power 1.0
16-bit interonnet power 0.84
Table 2: Simulated mahine parameters.
MediaBenh
Benhmark Input
epi test_image.pgm [.pgm.E℄
g721 linton.g721 [.pm℄
ghostsript test.ppm
jpeg testout.ppm [.jpeg℄
mesa -
mpeg2 mei16v2.m2v out.m2v
pegwit pegwit.en [.de℄
SPECInt2000
Benhmark Input
bzip2 input.graphi
g silab.i
gzip input.random
mf inp.in
parser ref.in
vortex lendian1.raw
vpr plae.in
Table 3: Benhmark appliations.
Alpha 21264 [13℄. Table 2 summarizes the main mahine parameters assumed for the rest of
this study. The relative delay estimates as well as the relative power onsumption values for
the homogeneous and the heterogeneous interonnets are diretly derived from [2℄. Note
that the proessing of oating-point operations is done in a separate luster as in the Alpha
21264. Two WPM ongurations are onsidered for omparison with the baseline proessor
introdued in Setion 3.1. These are the basi WPM desribed in Setion 3.2.1 and the
limited-onnetivity WPM disussed in Setion 3.2.2.
We onduted our evaluation with several benhmarks olleted from MediaBenh and
SPEC2000. All appliations were ompiled with the PISA g ompiler using -02 and -
funroll-loops optimization ags. Table 3 presents the benhmarks along with the input data
sets used for olleting the performane numbers. The appliations whih exeute with fewer
than 300 millions instrutions were run until ompletion. For the others, we fast-forwarded
past 100 million instrutions and simulated over 200 millions instrutions.
6.2 Workload balane
Workload balane is a ritial fator for performane in a lustered miroarhiteture. If the
harge on a luster is unbalaned with respet to another, performane may be signiantly
impaired sine one luster might be overloaded while the other might be idle for most of the
exeution. We estimated the workload balane in WPM as the dierene in the number of
ready instrutions in eah luster at eah yle [7℄, i.e. a zero dierene identies a perfet
balane senario, a dierene of one means one luster has one more instrution than the
other, et. The results presented in Figure 8 onsider the workload balane distribution of
our basi WPM implementation featuring a 4k bimodal data-width preditor. It is shown
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Figure 8: Workload balane distribution for MediaBenh (left) and SPEC2k (right) benh-
marks.
that, on average, the lusters workload is very well-balaned for about 50% of the program
exeution ([0-2℄ dierenes) whereas it is reasonably balaned for 80% of the exeution ([0-5℄
dierenes). Considering the asymmetri nature of our WPM implementation, these results
appear to be yet very promising. In addition, we only onsider a simplied steering heuristi
whih does not rely upon any workload information. It may therefore be feasible to improve
the WPM steering mehanism but at the ost of missing some narrow-width optimizations.
6.3 Performane impat
We onsidered the balaned RBMS steering heuristi [7℄ to assign lusters to instrutions in
the baseline miroarhiteture. The balaned RBMS heuristi tries to minimize the number
of ommuniations by steering dependent operations to the same luster while also taking
into onsideration the harge of the lusters. For a onventional lustered miroarhiteture,
the performane degradation - measured in terms of overall IPC - primarily depends upon
the workload distribution and the number of inter-luster ommuniations. For a WPM,
data-width mispreditions may further aet performane as additional yles are needed for
reovering to a orret state. To exhibit the eetiveness of our proposal without aounting
for the impat of mispreditions, we implemented a basi WPM featuring an orale data-
width preditor. Figure 9 shows the performane degradation with the baseline model for
dierent WPM ongurations.
As shown in Figure 9, the average performane of the basi WPM with an orale bitwidth
preditor is very lose to that of the onventional lustered model that uses a omplex
steering mehanism. We an, however, notie that some appliations (epi, mpeg2_deode,
unepi) perform better on the basi WPM featuring an orale width-preditor than on the
baseline model. We observed that this is due to the fat that the workload is very unbal-
aned on these appliations when onsidering the baseline steering heuristi. Considering a
PI n
o
1742
20 Roheouste, Pokam & Sezne
Figure 9: IPC variation.
realisti data-width preditor adds of ourse some overhead. Figure 9 shows indeed that the
performane is degraded by about 6% on average for the basi WPM with a bimodal data-
width preditor. First, this degradation aounts for the data-width mispreditions and the
ost of the replay. On the other hand, this degradation also depends upon the distribution of
the narrow-width operations whih is determined by the data-width preditor. By referring
to Figure 7, we an observe that some benhmarks (g, mf, vortex) exhibit a high number
of onservative mispreditions. However, this doesn't aet the performane sine only the
eetive mispreditions are driving the replay, whih really is the performane bottlenek.
In addition, the relative good workload balane of these appliations also ontributes to
keep this overhead low. The additional performane degradation observed with the limited
WPM sheme is prinipally due to the opy instrutions that need to be sheduled eah time
an operation must onsume an operand value that is only available remotely. These opy
operations are meant to synhronize a loal RF with its remote opy. The lateny of the
opy operation is therefore equal the delay of the interonnet. As a result, the dependent
operation must stall that long until the operand value is available loally. Figure 9 shows
that this may have a detrimental impat on performane, with an average slowdown of al-
most 13% observed on the benhmarks. However, as noted earlier (see Setion 3.2.2), by
onsidering a data-width usage preditor, opy instrutions may be issued speulatively be-
fore use, just after an operation is issued that may produe a narrow-width value onsumed
remotely. This approah would be very eetive to mitigate the performane degradation
observed with the limited WPM sheme. Finally, we also onsidered an implementation with
an heterogeneous interonnet whih is able to propagate the data twie as faster than in the
baseline lustered model. With this sheme, Figure 9 shows that an average performane
improvement of 6% is observed for the basi WPM and a performane degradation of 1%
is obtained for the limited WPM as ompared to the baseline lustered model. Note that
these results onsider a very onservative heterogeneous interonnet delay. For instane, as
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Figure 10: Power savings breakdown (ALU, RF, interonnet (IC)).
for omparison, [2℄ onsiders that the wire delay of the heterogeneous interonnet an be
redued by a fator of 3.
6.4 Power redution
With respet to a onventional supersalar proessor, a lustered arhiteture an ahieve
signiant energy savings due to the derease in omplexity of various ritial proessor om-
ponents. Our WPM model benets from these energy savings while further reduing power
dissipation in most of the datapath omponents. In the rst plae, the power onsumption
of the funtional units designed to treat the narrow-width operations dereases by a linear
fator as noted in [24℄. As disussed in setion 4.1, the energy onsumption of the register
les is dramatially lowered due to a derease in the number of aess ports and the width of
registers. As a result of exlusively ommuniating narrow-width values, energy dissipated
in the interonnet fabri is also redued in a signiant way. Energy savings in the latter
struture result from both the redution in the number of wires used and the infrequent
ourrene of inter-luster ommuniations. Note that WPM may still involves additional
power overhead due to resorting to a speulative sheme and the use of extra multiplexors
in the bypass network. For minimizing the power impat of the data-width preditor, we
onsidered a relatively small history table whih dissipates a tolerable amount of power [23℄.
Overall, we believe that the resulting power overhead is negligible ompared to the energy
savings obtained by the other WPM omponents.
Figure 10 reports the energy savings realized by the basi and the limited-onnetivity
WPM implementations as ompared to the baseline model. The rst bar represents the
energy gain realized by the funtional units. On average, it an be seen that using the
basi WPM implementation yields a 20% energy redution, whereas onsidering the limited-
onnetivity WPM up to 13% of the ALU energy an be saved. This dierene stems from
the fat that the limited-onnetivity model soliits more the use of funtional units for
proessing the opy instrutions. One may therefore optimize the energy onsumption of the
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limited-onnetivity model by rening the steering heuristi so that it minimizes the inter-
luster ommuniations. Next, we an observe that up to 50% of the RF energy onsumption
is saved with both the basi and the limited WPM implementations. The dierene in the
energy savings is not signiant as the treatment of the opy instrutions in the limited WPM
sheme onsumes extra energy when the operand value that needs to be ommuniated is
aessed. Power savings realized in the interonnet fabri are the most signiant in our
approah. Indeed, up to 60% of the energy is saved with the basi WPM implementation,
while 80% of energy redution is ahieved with the limited-onnetivity model. Note that
we did not onsidered lower-power wires that an further redue the energy dissipation by a
fator of 3 [2℄. Considering that modern miroproessors dissipate a large amount of power
in the interonnet fabri (50% in the Pentium 4 [19℄), our WPM proposal might have
therefore a signiant impat on the overall miroproessor power onsumption. It should
be noted that employing a WPM also helps reduing the leakage power in the data-path
omponents. For instane, Balasubramonian et al. [2℄ denote that the stati power in the
interonnet fabri an be redued by a fator ranging from 1.26 to 3 when using a small
number of wires. Using narrow-width strutures also helps takling the stati energy of the
RF and FUs.
7 Related Work
Several tehniques have been proposed to takle the omplexity growth assoiated with
saling up the performane of modern supersalar proessors. One approah, partition-
ing, onsists of arranging the resoures of a proessor into lusters. The other approah
onsidered in this paper onsists of takling the omplexity growth problem by exploiting
narrow-width data. Eah of these approahes are examined in the next setions.
7.1 Partitioned miroarhitetures
In a partitioned miroarhiteture, the ritial proessor omponents are arranged into
smaller omputational units, alled lusters. A luster represents the omplexity-eetive
ounterpart of a entralized design; it an therefore be amenable to sustain higher lok
rates. In addition, a lustered miroarhiteture an sale to larger issue-width sine the
parallelism an be distributed aross the lusters. Several researh papers disussed vari-
ants of this type of arhiteture [21, 9, 1℄. Unlike a entralized design, data produed on
one luster may be ommuniated to another luster using an interonnet fabri. Sine
the lateny of the interonnet fabri is higher than the intra-luser lateny, the instrution
steering logi should try to minimize the inter-luster ommuniations, while at the same
time balaning the workload among the lusters. Multiple heuristis for the instrution
steering logi have been proposed in the literature [3, 7, 9, 21, 1℄. This paper ontrasts with
these previous works by onsidering a new heuristi for the instrution steering logi based
on narrow-width data whih also proves to balane the workload among lusters.
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Attempts to exploit partitioning to redue the omplexity of the register le inlude the
Alpha 21264 [13℄. The Alpha 21264 provides eah luster with a opy of the register le
(RF). This approah redues the number of read ports, but requires eah RF opy to have
the same number of write ports as there are funtional units. Sezne et al. [26℄ improved
this approah by reduing the number of write ports through write speialization. Our
approah onsiders a dierent lustering motivation to takle proessor omplexity, i.e. the
narrow-width operations property of programs, but still an take advantage of this tehnique
to further redue the omplexity.
In an independent study, Gonzalez et al. [11℄ reently examined a partitioned design
whih shares some similarities with our proposal, as it is also based on the narrow-width
property of programs. However, while we exploit narrow width to redue the omplexity
of some ritial datapath omponents and to redue power onsumption, Gonzalez et al
[11℄ foused on a performane-oriented design. An asymmetri proessor organization that
distributes the exeution ore among two lusters is proposed. It features a regular 64-
bit luster and a narrow 20-bit luster with limited resoures but running at twie the
lok frequeny. For this design, it is therefore desirable to steer most of the program
instrutions towards the narrow luster for enabling performane gains. A onventional
data-width preditor is used for that purpose. A rst dierene with our approah is that
address omputations with invariant high-order bits are also onsidered; thereby enabling
about 75% of the instrutions to be exeuted on the narrow luster but at the ost of a
signiant workload imbalane. Despite this partitioned design is shown to slightly improve
performane, it is muh more diult to assert its impats on the proessor omplexity.
Doubling the narrow ore frequeny also involve to double the frequeny of other omponent
logis (e.g. wake-up and issue logi) and leads to a orresponding inrease of the power
onsumption. Many omplex artefats are also required, as for instane the replay logi in
ase of width mispredition and the TLB mehanisms. No omplexity nor power analysis
were disussed throughout the paper. Unlike their study, we provide a detailed analysis of
the proessor omplexity fators whih demonstrate the feasibility of the WPM model. Our
work also introdues many unique features (RF dupliate) whih have been shown to further
redue the proessor omplexity with only little impats on performane.
7.2 Exploiting narrow-width operands
The observation that most of the appliations an be exuted by a narrow datapathwas due
to Brooks et al. [4℄. They oined as narrow-width operands data that an be represented
with less than 16-bits datapath. This setion is onerned with optimization shemes that
diretly make use of narrow-width operands.
7.2.1 Narrow-width optimizations
A miroarhiteture whih is not aware of the narrow-width data property would exerise
the full datapath-width upon eah instrution exeution, irrespetive of the size of the data.
Hene, one approah to make eiently use of the narrow-width data is to optimize a
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proessor for power-eieny, reduing the eetive number of transitions that takes plae
on the datapath. Implementations of this approah inlude [4, 5, 6, 24℄. Other approahes
have onsidered instead using the empty bitwidth slies on the datapath to inrease the
eetive issue width by allowing several narrow-width data to share the datapath [25, 18, 20℄.
7.2.2 Register le optimizations
There are two major ontributors to the register le omplexity: the aess time, whih
is strongly orrelated with the number of physial registers, and the area/power whih is
largely determined by the number of available read/write ports. This setion is onerned
with some of the reent proposals that exploit narrow-width data to takle these issues.
Lipasti et al. [17℄ addressed the ase of reduing the pressure on the register le by making
eetive use of the available physial registers. The idea is based on the observation that the
time between the last read and the release dominates a physial register lifetime, whereas
mostly only few bits are required to represent the data values stored in these registers.
Hene, the authors proposed to early freeing up registers ontaining narrow-width data by
storing their ontent in the ID eld of the register map table. The range of narrow-width
values that an be overed by this sheme is therefore strongly dependent on the bit-width
of the ID eld. For a typial register le of size 64, only 8-bits index would be available
in the register map table. To address a larger range of narrow-width values, the size of
the map table would have to be saled aordingly. It is obvious that this is not without
onsequenes on the miroarhiteture.
Ergin et al. [8℄ proposed to exploit narrow-width data by means of register paking.
Similar to the SIMD programming model [15℄, the authors propose to pak several narrow-
width data into a single register, making eetive use of available registers; thus reduing
the pressure on the register le. For a onventional 64-bit register le, for instane, eah
register is divided into four partitions of size 16-bit eah. A narrow-width value is allowed to
be represented with any partition ombination. This sheme has the potential to ompliate
the miroarhiteture (e.g. the register read stage) as a narrow-width value may now oupy
any partition ombination inside a register.
Pokam et al. [24℄ proposed the byte-slie register le to redue the energy onsumption
of a register le. A 32-bit onventional register le is partitioned into three slies of size 8-,
8-, and 16-bit eah. A data an be plaed into the lowest 8-bit slie or into the rst two 8-bit
slies to represent a narrow-width value of size 8-bit or 16-bit, respetively. When operating
in one of these narrow-width modes, the unused upper slies of the register le are put into
a drowsy-mode [10℄ to save stati energy. This sheme requires signiant modiations to
the memory ells.
The proposal by Kondo et al. [14℄ is somewhat similar to [24℄ and [8℄. They presented a
detailed implementation of a bit-partition register le that takes advantage of narrow-width
data by dividing a onventional register le into bit-partitions of equal size. Eah suh bit-
partition an hold a dierent narrow-width data. Hene, this approah is somewhat similar
in omplexity to [8℄.
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We believe it is not always obvious to assess the impat of these various proposals on
the miroarhiteture. The register le is at the heart of the proessor performane, suh
that any hange it undergoes is likely to have a detrimental eet on the yle time. On the
other hand, lustered arhitetures have already demonstrated their potential to redue the
omplexity growth. Our approah thus naturally ombines these two proposals and proves,
in eet, to be very eetive to eliminate most of the overhead found in previous work.
8 Conlusions
Using 64-bit ISAs in general-purpose omputing (PCs, servers, ..) has beome mainstream.
Therefore datapaths on urrent proessors are 64-bit wide. However, the analysis of work-
loads show that appliations are also ontaining a very signiant proportion of narrow-width
operands. Moreover, the use of these narrow-width operands is often evenly distributed
over the overall exeution. To address this issue, we introdued a new design, alled width-
partitioned miroarhitetures (WPM), to help master the hardware omplexity of super-
salar proessors. Through featuring a full-width luster and a narrow-width luster, WPM
exploits the natural distribution of the narrow-width and the larger data-width operations
found in programs to balane the workload among the lusters.
We showed that suh a partitioning approah greatly redues the omplexity of existing
miroarhitetures. We showed indeed that WPM signiantly redues the area and the
power overhead of the register le and the interonnet fabri, giving thus rise to more
aggressive implementations. In addition, we also demonstrated that WPM allows to break
down the omplexity of several ritial proessor strutures inluding the register le, the
wakeup and the selet logi, and the bypass network. Overall, the performane of WPMs
are very promising. Our evaluation showed that, using a WPM arhiteture instead of a
lassial 64-bit 2-luster arhiteture, more than 50% of the power onsumption an be saved
on the register le and the interonnet fabri with only a performane overhead of less than
6%. Moreover using narrow-width may allow to use more aggressive luster interonnetion
implementations and may even result in performane improvement as illustrated in Setion
6.3.
Further researh is needed to investigate ways to improve WPMs. For instane, the
sensitivity to the bitwidth preditor has not been studied in depth; although it is very likely
that more aggressive bitwidth preditors will improve the apability of WPM. In addition,
it would be equally interesting to study the salability of WPM. In partiular, an interesting
question is how should the narrow-width lusters sale with inreasing issue width? On
the other hand, this study has only onsidered the integer funtional units for purpose of
simpliity. However, it is very likely that other strutures may also benet from WPM as
well. Potential strutures like these whih may be worth to look at inlude the data ahe.
Indeed, sine the load-store unit an be distributed among lusters, it will be interesting to
investigate the issues of partitioning the data ahe along with the narrow-width luster.
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